

1-18-00

A

Please type a plus sign (+) inside this box → ☐

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

**UTILITY
PATENT APPLICATION
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.	TI-28937
First Named Inventor or Application Identifier	Gary L. Swoboda
Title	Emulation System Employing Serial Test Port and Alternative Data Transfer Protocol
Express Mail Label No.	EL360243674

APPLICATION ELEMENTS

See MPEP Chapter 600 concerning utility patent application contents

ADDRESS TO:Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

1. ☒ *Fee Transmittal Form (e.g., PTO/SB/17)
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification (preferred arrangement set forth below) [Total Pages **24**]
 - Descriptive title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R&D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure
3. ☒ Drawing(s) (35 USC d113) [Total Sheets **3**]
4. Oath or Declaration [Total Pages **1**]
 a. ☒ Newly Executed (original or copy)
 b. ☐ Copy from a prior application (37 CFR §1.63(d))
(for continuation/divisional with Box 17 completed)
 [Note Box 5 below]
 i. ☐ **DELETION OF INVENTOR(S)**
Signed statement attached deleting inventor(s)
named in the prior application,
see 37 CFR §1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of
the oath or declaration is supplied under Box 4b, is considered as
being part of the disclosure of the accompanying application and is
hereby incorporated by reference therein.

6. ☐ Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
 a. ☐ Computer Readable Copy
 b. ☐ Paper Copy (identical to computer copy)
 c. ☐ Statement verifying identical of above copies

ACCOMPANYING APPLICATION PARTS

8. ☒ Assignment Papers (cover sheet & Documents(s))
9. ☐ 37 CFR §3.73(b) Statement (when there is an assignee) ☒ Power of Attorney
10. ☐ English Translation Document (if applicable)
11. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
12. ☒ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
14. ☐ *Small Entity Statement(s) ☐ Statement filed in prior application
(PTO/SB/09-12) Status still proper and desired
15. ☐ Certified Copy of Priority Document(s)
if foreign priority is claimed
16. ☐ Other:

*A new statement is required to be entitled to pay small entity fees, except
where one has been filed in a prior application and is being relied upon17. If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: /
 Prior application information: Examiner _____ Group / Art Unit: _____

18. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here) or ☒ Correspondence address below

NAME	Robert D. Marshall, Jr.		
	Texas Instruments Incorporated		
ADDRESS	P.O. Box 655474, MS 3999		
CITY	Dallas	STATE	TX
COUNTRY	USA	TELEPHONE	972-917-5290
		ZIP CODE	75265
		FAX	972-917-4418

Name (Print/Type)	Robert D. Marshall, Jr.	Registration No. (Attorney/Agent)	28,527
Signature	<i>Robert D. Marshall, Jr.</i>	Date	January 14, 2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington DC 20231

01/14/00
JCS25 U.S. PTO01/14/00
JCS25 U.S. PTOJCS25 U.S. PTO
09/483321
01/14/00

INVENTOR INFORMATION

Inventor One Given Name:: Gary L.
Family Name:: Swoboda
Postal Address Line One:: 4435 Balboa Drive
City:: Sugarland
State or Province:: Texas
Country:: USA
Postal or Zip Code:: 77479-2130
Citizenship Country:: US

CORRESPONDENCE INFORMATION

Name Line One:: Robert D. Marshall, Jr.
Name Line Two:: Texas Instruments Incorporated
Address Line One:: P.O. Box 655474, MS 3999
City:: Dallas
State or Province:: TX
Country:: USA
Postal or Zip Code:: 75265
Telephone One:: 972-917-5290
Fax One:: 972-917-4418
Electronic Mail One:: r-marshall2@ti.com

APPLICATION INFORMATION

Title Line One:: Emulation System Employing Serial Test Port and
Title Line Two:: Alternative Data Transfer Protocol
Total Drawing Sheets:: 3
Formal Drawings?: Yes
Application Type:: Utility
Docket Number:: TI-28937
Secrecy Order in Parent Appl.?: No

REPRESENTATIVE INFORMATION

Registration Number One:: 28527

CONTINUITY INFORMATION

This application is a:: NONPROVISIONAL OF
> Application One:: 60/120,667
Filing Date:: 02-19-1999

Source:: PrintEFS Version 1.0

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

TI-28937

Gary L. Swoboda

Serial No:

Filed: January 14, 2000


For: Emulation System Employing Serial Test Port and Alternative Data
Transfer Protocol

PRELIMINARY AMENDMENT

Ass't Commissioner for Patents
Washington, DC 20231

Dear Sir:

EXPRESS MAILING" Mailing Label No. EL360243674. Date of
Deposit: January 14, 2000. I hereby certify that this paper is being
deposited with the U.S. Postal Service Express Mail Post Office to
Addressee Service under 37 CFR 1.10 on the date shown above and is
addressed to: Ass't Commissioner for Patents, Washington, D.C. 20231.


Robin E. Barnum

Please amend the specification by inserting before the first line, the following
sentence:

--This application claims priority under 35 USC §119(e)(1) of Provisional
Application Number 60/120,667, filed February 19, 1999.--

Respectfully submitted,



Robert D. Marshall, Jr.
Attorney for Applicant
Reg. No. 28,527

Texas Instruments Incorporated
P.O. Box 655474, MS 3999
Dallas, TX 75265
(972) 917-5290

004474-034400

[illegible]

2

CITATION OF RELATED APPLICATIONS

This application is related to co-assigned applications all of which are incorporated herein by reference:

Serial Number 09/154,385 entitled "METHOD OF INITIALIZING
5 A CPU CORE FOR EMULATION" filed September 16, 1998; and

the following contemporaneously filed applications:

Serial Number _____ (TI-28928P), entitled "EMULATION
SUSPEND MODE WITH DIFFERING RESPONSE TO DIFFERING CLASSES OF
INTERRUPTS";

10 Serial Number _____ (TI-28929P), entitled "EMULATION
SUSPENSION MODE WITH STOP MODE EXTENSION";

Serial Number _____ (TI-28930P), entitled "EMULATION
SUSPEND MODE HANDLING MULTIPLE STOPS AND STARTS";

Serial Number _____ (TI-28931P), entitled "EMULATION
15 SUSPEND MODE WITH FRAME CONTROLLED RESOURCE ACCESS ";

Serial Number _____ (TI-28932P), entitled "EMULATION
SUSPEND MODE WITH INSTRUCTION JAMMING";

Serial Number _____ (TI-28933P), entitled "SOFTWARE
EMULATION MONITOR EMPLOYED WITH HARDWARE SUSPEND MODE";

20 Serial Number _____ (TI-28934P), entitled "EMULATION
SYSTEM WITH SEARCH AND IDENTIFICATION OF OPTIONAL EMULATION
PERIPHERALS";

Serial Number _____ (TI-28935P), entitled "EMULATION
SYSTEM WITH ADDRESS COMPARISON UNIT AND DATA COMPARISON UNIT
25 OWNERSHIP ARBITRATION"; and

Serial Number _____ (TI-28936P), entitled "EMULATION
SYSTEM WITH PERIPHERALS RECORDING EMULATION FRAME WHEN STOP
GENERATED".

TECHNICAL FIELD OF THE INVENTION

The technical field of this invention is complex integrated circuits including embedded digital processor cores and more particularly in circuit emulation of integrated
5 circuits with embedded digital processor cores.

BACKGROUND OF THE INVENTION

Programmable digital processors such as microprocessors and digital signal processors have become very complex machines. Testing these programmable digital processors has
10 also become complex task. It is now common for semiconductor manufactures to build single integrated circuit programmable digital processors with millions of transistors. The current trend is to devote many of these transistors to on-chip cache memories. Even so, the number of logic circuits and their
15 complex relationships makes testing such integrated circuits an increasingly difficult task.

A trend in electronics makes this testing problem more difficult. Single integrated circuit programmable digital processors are becoming more and more of the electronics of
20 many end products. A single integrated circuit used in this way typically includes a programmable digital processor, read only memory storing the base program, read/write memory for operation and a set of peripherals selected for the particular product. This trend is known as system level integration. In
25 the ultimate system level integration, all the electronics are embodied in a single integrated circuit. This level of integration is now achieved in electronic calculators. Many electronic calculators consist of a single integrated circuit,

a keyboard, a display, the battery or solar panel power source and a plastic case. Such integration provides less "visibility" into the operation of the programmable digital signal processor. Because the address and data busses of the digital processor are no longer brought out the device pins, it is more difficult to determine the behavior of the embedded processor from external connections.

Another problem is product emulation when employing these
25 programmable digital processors. Product development and
debugging is best handled with an emulation circuit closely
corresponding to the actual integrated circuit to be employed
in the final product. In circuit emulation (ICE) is in
response to this need. An integrated circuit with ICE includes
30 auxiliary circuit not needed in the operating product included
solely to enhance emulation visibility. In the typical system
level integration circuit, these emulation circuits use only

a very small fraction of the number of transistors employed in operating circuits. Thus it is feasible to include ICE circuits in all integrated circuits manufactured. Since every integrated circuit can be used for emulation, inventory and manufacturing need not differ between a normal product and an
5 emulation enhanced product.

As a result of these trends there is a need in the art for integrated circuits which are easier to test and easier to emulate.

SUMMARY OF THE INVENTION

5 This invention involves emulation communications via a
test access port and boundary-scan architecture providing
serial access to a serial connection of a plurality of
10 registers disposed in a plurality of modules. One of the
modules is selected for communication. Nonselected modules
are made nonresponsive to data on the serial connection. The
external emulation hardware supplies a serial signal having a
first logic state for a number of cycles greater in number
15 than a number of bits of the serial connection of registers to
the test access port. The the emulation hardware supplies a
start bit having an opposite logic state. The selected module
detects the start bit and stores the next predetermined number
of data bits. These bits could be data bits to be stored in
20 a program visible data register or bits interpreted as an
instruction for execution by the module. The selected module
may transmit return communications via the serial scan path
using the same format.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other aspects of this invention are illustrated in the drawings, in which:

Figure 1 illustrates the environment of the debugging system of this invention which is known in the art;

Figure 2 illustrates the known 14-pin JTAG header used to interface the target system to the access adapter;

Figure 3 illustrates an emulation level view of the target system;

Figure 4 illustrates an electrical connection view of the coupling between the access adapter and the target system;

Figure 5 illustrates the possible operation states in the debugging environment of the preferred embodiment of this invention;

Figure 6 illustrates the typical scan-in data used to program an initial state of a complex integrated circuit in the prior art;

Figure 7 illustrated the preferred embodiment of the alternate data transfer protocol of this invention; and

Figure 8 illustrated in block diagram form protocol multiplexing hardware in accordance with this invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Figure 1 illustrates the environment of the debugging system of this invention. This environment connects high level debugging software executing on a debug host computer 1 to a low level debug interface supported by the target system 3. In this invention the target system 3 may include more than one programmable digital processor and possibly more than one such programmable digital processor on a single integrated circuit. In this application the term programmable digital processor is meant to encompass devices commonly known as microprocessors, microcontrollers and digital signal processors. The target system 3 provides a standard interface to the access adapter 2.

Debug host computer 1 consists of a computer, for example a PC, running a CPU core specific software debugger as one of its tasks. The debug host computer 1 allows the user to issue high level commands such as setting breakpoint, single stepping the programmable digital processor in target system 3 and displaying the contents of a memory range.

Access adapter 2 is a combination of hardware and software that connects the debug host computer 1 to target system 3. Access adapter 2 utilizes one or more hardware interfaces and/or protocols to convert messages created by user interface commands of debug host computer 1 into debug commands operable on target system 3. Access adapter 2 can be either loosely coupled or tightly coupled to the debug host computer 1. In the case of a PC host computer, access adapter 3 can be an XDS 510 scan controller attached directly to the PC bus. This implements a tightly coupled configuration requiring the PC to perform even the lowest level actions necessary to manage debug activity. In loosely coupled

configurations, debug host computer 1 CPU communicates with another processor over a high bandwidth interface such as a SCSI, LAN or other interface. An example of this is a XDS 510WS controller connected to the target system debug interface and to the PC through a SCSI port. In this case access adapter 2 is a debug subsystem manager and handles the detailed manipulation of the target debug capability, and debug host computer 1 send high level commands to the debug subsystem. Access adapter 2 returns data and error conditions to debug host computer 1. Current PC operating systems may not be able to service the low level debug requirements continuously. Thus it may be advantageous to partition the problem into the display and user interface and control sections.

The target system 3 contains one or more programmable digital processor cores. The programmable digital processor core(s) contain hardware designed explicitly to ease debugging. This special hardware of target system 3 is the lowest element of the system debug environment 10. The programmable digital processor core debug facilities allow the user to control the program execution, examine or change system memory, core CPU resources in real-time.

The interface of access adapter 2 to target system 3 is preferably an extension to the IEEE 1149.1 (JTAG) test standard. The JTAG standard includes 5 primary signals known as nTRST, TCK, TMS, TDI, and TDO. The JTAG standard typically employs three additional signals Test Clock Out (TCKO), the target supply (Vdd) and ground (GND). The preferred embodiment of this invention also employs the two extension signals nET1 and nET0. Table 1 lists these signals, states whether the signal is an input, an output or both, and gives the descriptive name of the signal.

Pin	Type Input/Output	Description
nTRST	I	Test Logic Reset Not
TCK	I	Test Clock
TMS	I	Test Mode Select
TDI	I	Test Data Input
TDO	O	Test Data Output
TCKO	O	Test Clock Out
PD(Vdd)	I	Target Power Supply
GND	I/O	Ground
nET1	I/O	Emulation and Test 1 Not
nET0	I/O	Emulation and Test 0 Not

Table 1

The signal nTRST is called Test Logic Reset Not. A low applied to this pin causes all test and debug logic in the target device to be reset along with the IEEE 1149.1 interface.

The signal TCK is called Test Clock. This signal is used to drive the IEEE 1149.1 state machine and logic. The same TCK supplied to the target device is supplied to this pin.

The signal TMS is called Test Mode Select. This signal directs the next state of the IEEE 1149.1 test access port state machine.

The signal TDI is called Test Data Input. This signal is the scan data input to the target device.

The signal TDO is called Test Data Output. This signal is the scan data output of the target device.

Figure 2 illustrates a 14-pin JTAG header used to interface target system 3 to access adapter 2. The JTAG header requires three additional pins. and further includes two extension pins. The signal TCKO is called Test Clock Out. This signal is a test clock supplied by the scan controller to the target system. This test clock can be used as the system TCK source, or it can be ignored with the TCK source being

generated by the target system. In many target systems, TCKO is simply connected to TCK and used as the test clock. The PD(Vdd) is called the Target Power Supply. This is used as a power detect input to access adapter 2. The JTAG header also
5 includes ground connections.

The preferred embodiment of this invention includes an extension to the JTAG interface. Two pins nET0 and nET1 serve as a two pin trigger channel function. This function supplements the serial access capability of the standard
10 interface with continuous monitoring of device activity. The two added pins create debug and test capabilities that cannot be created with the standard interface. The nET0 signal is called Emulation and Test 0 Not. This signal helps create a trigger to channel zero. Similarly, the nET1 signal is called
15 Emulation and Test 0 Not. This signal helps create a trigger to channel one. These channels will be further explained below.

Figure 3 illustrates an emulation level view of target system 3. Target system 3 may include plural devices 11, 13
20 and 15. Figure 3 illustrates details of example device 13 which includes plural megamodules 21, 23 and 25. Figure 3 illustrates details of example megamodules 23. Example megamodule 23 includes debug and test control unit 30 and plural device domains. These device domains include central
25 processing unit (CPU) core 31, analysis unit 33, memory 35 and debug/test direct memory access (DT_DMA) unit 37.

Debug and test control unit 30 contains the IEEE interface. It provides a bridge between the Extended IEEE Interface and the debug and test capability distributed
30 through the domains. Debug and test control unit 30 can independently control by the domains 31, 33, 35 and 37. In other words, one or more domains can be scanned or controlled

while other domains continue operate in their normal functional way.

Figure 4 illustrates an electrical connection view of the coupling between access adapter 2 and target system 3. Figure 4 shows the connections of the of the various signals of the JTAG header 5 illustrated in Figure 2. All these signals are connected to scan controller 41. The signals nTRST, TCK and TMS are connected to two example megamodules 31 and 33. Figure 4 illustrates the optional connection of TCKO to the target system clock SYSCLK. The scan input TDI connects to a scan input of megamodule 31. The scan output of megamodule 31 supplies the scan input of eg module 33. The scan output of meg module 33 supplies the scan output TDO. The two extension signals nET0 and nET1 control meg modules 31 and 33 via merge unit 32. These extension signals are monitored by test equipment 43.

The debugging environment illustrated in Figures 1 to 4 permit the user to control application execution by any programmable digital processor of target system 3. Typical control processes include: keyboard directives such as run, halt and step; software breakpoint using op-code replacement; internal analysis breakpoint specified program counter or watchpoints specified by data accesses; and externally generated debug events.

Actions such as decoding a software breakpoint instruction (DSTOP), the occurrence of an analysis breakpoint or watchpoint (ASTOP), or the occurrence of a debug host computer event (HSTOP) are referred to as debug events. Debug events cause execution to suspend. Debug events tied to the execution of specific instructions are called breakpoint. Debug events generated by memory references are called

watchpoints. External debug events can also suspend execution. Debug events cause entry into the Debug State.

Figure 5 illustrates the possible operation states in the debugging environment of the preferred embodiment of this invention. These operation states are execute (EXE) 101, debug suspend (DSUSP) 102 and interrupt during debug suspend (IDS) 103.

Execute state 101 corresponds to the ordinary operation of target device 3. In the execute state 101 instructions are executed by the programmable digital processor in normal fashion. There are no outstanding debug suspend conditions. A low logic level applied to the nTRST terminal or a software directive requesting functional run forces the operational state to execute state 101. In execute state 101 the pipeline fetches and executes instructions and process interrupts in a normal way.

The operational state transits from execute state 101 to debug suspend state 102 upon a debug event. The debugging environment of the preferred embodiment of this invention allows the suspension of program execution at points defined by breakpoint, watchpoints, and debug software directives, provided the application is an allowable debug suspend window. In general, debug events are allowed at an instruction boundary, when reset is inactive and no interrupts are active. Program execution suspends at an instruction boundary and the operational state changes to debug suspend state 102. When any debug condition is not met, the operational state remains in execute state 101 and no debug event processing occurs. The debugging environment permits debug event processing in the delayed slots of delayed branch instructions. Debug events occurring outside the debug suspend window create a debug pending condition. This condition suspends program

execution when the application enables debug interrupts by opening the debug suspend window.

In the debug suspend state 102 background instruction execution is inactive. This state permits debug/emulation
5 visibility into the state of target device 3 while background execution is suspended. In debug suspend state 102, the program counter (PC) and status bits are generally preserved at their values prior to the debug event. The PC points to the instruction to be executed next. When execution resumes,
10 the instruction referenced by the PC and those following is fetched for execution. This is facilitated by flushing the front end of the pipeline upon entry into debug suspend state 102 from execute state 101.

The operational state may return to execute state 101 by
15 a debug run directive. This may be either an unconditional run directive or a single step run directive. A single step run directive enters execute state 101 long enough to advance the instruction pipeline one stage and then returns to debug suspend state 102.

20 Certain interrupts transit the operation state from debug suspend state 102 to interrupt during suspend (IDS) state 103. These interrupts are defined by a separate interrupt mask independent of the normal interrupt mask. Those interrupts defined as high priority interrupts (HPI) or foreground
25 interrupts cause the operation state to enter the interrupt during suspend state 103 from the debug suspend state 102. The debug suspend state 102 enables high priority interrupts independent of the state of the global interrupt enable bit or of software run directives. This enables debugging of
30 background tasks while the target device 3 continues to service a real time application via high priority interrupts.

1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

Parameter	Value	Unit
Initial concentration of H_2O_2	0.01	M
Initial concentration of Fe^{2+}	0.001	M
Initial concentration of H^+	0.1	M
Temperature	25	$^{\circ}\text{C}$
Time	0 to 100	min
Concentration of H_2O_2 at time t		M
Concentration of Fe^{2+} at time t		M
Concentration of H^+ at time t		M
Rate of reaction		M s^{-1}
Order of reaction with respect to H_2O_2	1	
Order of reaction with respect to Fe^{2+}	1	
Order of reaction with respect to H^+	1	
Overall order of reaction	3	
Rate constant k	0.001	$\text{M}^{-2} \text{s}^{-1}$
Half-life $t_{1/2}$	100	min
Activation energy E_a	50	kJ mol^{-1}
Pre-exponential factor A	1000	$\text{M}^{-2} \text{s}^{-1}$
Concentration of H_2O_2 at $t = 0$	0.01	M
Concentration of Fe^{2+} at $t = 0$	0.001	M
Concentration of H^+ at $t = 0$	0.1	M
Rate of reaction at $t = 0$	0.001	M s^{-1}
Order of reaction with respect to H_2O_2	1	
Order of reaction with respect to Fe^{2+}	1	
Order of reaction with respect to H^+	1	
Overall order of reaction	3	
Rate constant k	0.001	$\text{M}^{-2} \text{s}^{-1}$
Half-life $t_{1/2}$	100	min
Activation energy E_a	50	kJ mol^{-1}
Pre-exponential factor A	1000	$\text{M}^{-2} \text{s}^{-1}$

Parameter	Value	Unit
Initial concentration of H_2O_2	0.01	M
Initial concentration of Fe^{2+}	0.001	M
Initial concentration of H^+	0.1	M
Temperature	25	$^{\circ}\text{C}$
Time	0 to 100	min
Concentration of H_2O_2 at time t		M
Concentration of Fe^{2+} at time t		M
Concentration of H^+ at time t		M
Rate of reaction		M s^{-1}
Order of reaction with respect to H_2O_2	1	
Order of reaction with respect to Fe^{2+}	1	
Order of reaction with respect to H^+	1	
Overall order of reaction	3	
Rate constant k	0.001	$\text{M}^{-2} \text{s}^{-1}$
Half-life $t_{1/2}$	100	min
Activation energy E_a	50	kJ mol^{-1}
Pre-exponential factor A	1000	$\text{M}^{-2} \text{s}^{-1}$
Concentration of H_2O_2 at $t = 0$	0.01	M
Concentration of Fe^{2+} at $t = 0$	0.001	M
Concentration of H^+ at $t = 0$	0.1	M
Rate of reaction at $t = 0$	0.001	M s^{-1}
Order of reaction with respect to H_2O_2	1	
Order of reaction with respect to Fe^{2+}	1	
Order of reaction with respect to H^+	1	
Overall order of reaction	3	
Rate constant k	0.001	$\text{M}^{-2} \text{s}^{-1}$
Half-life $t_{1/2}$	100	min
Activation energy E_a	50	kJ mol^{-1}
Pre-exponential factor A	1000	$\text{M}^{-2} \text{s}^{-1}$

digital frame counter were zero, then the debug environment is assured no interrupts have not temporarily changed the machine state.

5 The interrupt during suspend state 103 is exited at the
end of the interrupt service routine. A normal end of an
interrupt involves a return from interrupt instruction (RTI).
Upon execution of a return from interrupt instruction, the
machine status is popped from the stack. As noted above, the
interrupt during debug state bit indicates whether the
10 interrupt occurred during execute state 101 or debug suspend
state 102. The operational state return to the former state
as indicated by the interrupt during debug state bit. The
prior value of the program counter is reloaded to recover the
prior machine status. Execution of a return from interrupt
15 instruction also decrements the digital frame counter.
Because it is possible to receive a higher priority interrupt
while servicing a prior interrupt, more than one interrupt
level may be pending. The digital frame counter indicates the
current interrupt level. This is useful to debug processing
20 as the machine status may be changed by the multiple
interrupts. The debug software can read the digital frame
counter and supply a debug level identity to identify
currently targeted interrupt level. Execution and register
operations target a specific debug level. Memory operations
25 can target a specific debug level or bypass the level
comparison. In particular, the status of the background task
suspended on initial entry into debug suspend state 102 can
only be reliably determined if the digital frame counter is
zero. The maximum number of levels of the digital frame
30 counter corresponds to the size of the interrupt hierarchy.
This data preserves a path back to the debug suspend state 102

containing a programmable digital processor core. Figure 4 omits signal buffering and other electrical considerations necessary to create a functional system. In this example, target device 3 contains two meg modules 31 and 33. Meg module 31 includes a programmable digital processor core while meg module 33 does not. The two devices share a parallel connection to signals nTRST, TCK, and TMS. The scan path begins as TDI at the connector, enters meg module 31, exits meg module 33, and ends as TDO back at the connector.

Connections between merge unit 32 and pint nET1 and nET0 create trigger channels one and zero.

There is a problem using serial scan paths such as JTAG for transferring small amounts of data to or from a particular unit on an integrated circuit. This problem is the serial overhead. The serial scan model is best for loading or unloading all visible registers in the serial scan path. For test purposes this is a good system because the whole device can be placed in a known state relatively simply. In addition the whole device state can be read simply. In debugging it is often desirable to load or read the state of a single register or a small number of registers. In such a case the serial scan path requires more overhead than is necessary.

Figure 6 illustrates the data needed to completely load a target device. A complete target device read uses this same data format. This data would typically include a prefix section 110 corresponding to registers within the serial scan path before the desired register. The data includes the data 111 corresponding to the desired register. Lastly, the data typically includes a suffix section 113 directed to data corresponding to register following the desired register in the serial scan path. It can be quickly seen that for a single register read or write, most of the data transfer

bandwidth is directed to transferring data not necessary for accessing the desired register. It is known to provide particular modules of the target device with a bypass capability. Using such a bypass capability causes the serial data stream to be diverted from the serial scan registers of that module and coupled directly from the module's serial data input to its serial data output. Even so, it is often the case for complex products that a minimum serial scan path including the desired register to include hundreds of times the number of bits as that of the desired register.

In addition to the bandwidth problem, data alignment is also a problem. Naturally any deviation in the serial data would result in an improper alignment in the data read from the target system or transmitted to the target system. Selectively using module bypasses exacerbates this problem by requiring careful attention to the current data path length.

This invention proposes employing another data transfer protocol on the serial scan path. Figure 7 illustrates this alternate data transfer protocol. This data transfer protocol includes a first section 121 of plural bits of the same digital state. A second section 130 includes a start bit 131 of the opposite digital state and a predetermined number of data bits 133. Lastly, there is a third section 140 of the first digital state. In the preferred embodiment the first digital state is all 1's and the start bit is a 0. All the module except the module including the desired register are made insensitive to the scan data stream. The selected module receives the data stream and searches for the start bit. Upon detection of the start bit, the predetermined number of bits is captured.

Figure 8 illustrates in block diagram form hardware within each example module 200 utilizing the alternate data

transfer protocol. The circuit receives a serial scan input on line TDI and produces a serial scan output on line TDO. Input switch 201 and output switch 202 route the input signal TDI to one of a plurality of paths according to a mode input.

- 5 The first path is bypass path 203. This bypasses all circuits in the module. The second path is serial scan path 204. Serial scan path 204 is a serial connection of all registers visible via the serial scan path interface in the current module. The third path concerns the alternate data transfer
10 protocol.

- When selected as the output of input switch 201, start bit detect unit 210 searches for the start bit of the opposite digital state. If this start bit is not detected, then the data is coupled to one input of output switch 202. If this
15 start bit is detected, then the next predetermined number of bits is transferred to data register IN 211. Data register IN 211 is visible to the programmable digital processor core 220.

- Example module 200 illustrated in Figure 8 may also transit data via this alternate data transfer protocol.
20 Programmable digital processor core 200 loads the data to be transmitted to data register OUT 212. Programmable digital processor core 200 then triggers start bit generator 213 and selected a data transmission mode at output switch 202. Start bit generator 213 produces the start bit which is selected for
25 transmission to the TDO line by output switch 202. Output switch 202 then selects data register OUT 212 for serial transmission of the predetermined number of bits. This scheme is similar to that of a universal asynchronous receiver/transmitter (UART) with start bits and fixed length
30 data. Note that the data transmitted to module may be data to be loaded into selected locations within the module or it may

TI-28937

2/19/99

be instructions for execution by programmable digital
processor core 220.

CONFIDENTIAL

WHAT IS CLAIMED IS:

1 1. A method for emulation communications via a test
2 access port and boundary-scan architecture providing serial
3 access to a serial connection of a plurality of registers
4 disposed in a plurality of modules, comprising the steps of:
5 selecting for communication one of said plurality of
6 modules, nonselected module being nonresponsive to data on
7 said serial connection;
8 supplying to the test access port for communication to
9 the boundary-scan architecture a serial signal having a first
10 logic state for a number of cycles greater in number than a
11 number of bits of the serial connection of the plurality of
12 registers;
13 following supply of said serial signal, supplying to the
14 test access port for communication to the boundary-scan
15 architecture a start bit having a second logic state opposite
16 to said first logic state followed by a predetermined number
17 of data bits;
18 at said selected module detecting said start bit and
19 storing said predetermined number of data bits.

1 2. The method of claim 1, wherein:
2 said step of storing said predetermined number of data
3 bits consists of storing said predetermined number of data
4 bits in a program visible data register.

1 3. The method of claim 1, further comprising:
2 at said selected module, interpreting said predetermined
3 number of data bits as an instruction and performing a
4 function corresponding to said instruction.

1 4. The method of claim 1, further comprising:
2 at said selected module, supplying a serial signal having
3 said first logic state to following registers in the serial
4 connection of the plurality of registers during a first time
5 interval and supplying to following registers in the serial
6 connection of the plurality of registers a start bit having a
7 second logic state opposite to said first logic state followed
8 by said predetermined number of data bits.

ABSTRACT

1 Emulation communications via a test access port and
2 boundary-scan architecture providing serial access to a serial
3 connection of a plurality of registers disposed in a plurality
4 of modules. One of the modules is selected for communication.
5 Nonselected moduled are made nonresponsive to data on the
6 serial connection. The external emulation hardware supplys a
7 serial signal having a first logic state for a number of
8 cycles greater in number than a number of bits of the serial
9 connection of registers to the test access port. The the
10 emulation hardware supplys a start bit having an opposite
11 logic state. The selected module detects the start bit and
12 stores the next predetermined number of data bits. These bits
13 could be data bits to be stored in a program visible data
14 register or bits interpreted as an instruction for execution
15 by the module. The selected module may transmit return
16 communications via the serial scan path using the same format.



FIG. 2
(PRIOR ART)






FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8

PAGE 1 OF 1

**APPLICATION FOR UNITED STATES PATENT
DECLARATION AND POWER OF ATTORNEY**

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification of Application Serial No. 60/120,667, filed 02/19/99; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America; and that I acknowledge my duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56;

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

TITLE OF INVENTION:		
Emulation System Employing Serial Test Port and Alternative Data Transfer Protocol		
POWER OF ATTORNEY: I HEREBY APPOINT THE FOLLOWING ATTORNEYS TO PROSECUTE THIS APPLICATION AND TRANSACT ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH		
Richard L. Donaldson, #25,673; Jay M. Cantor, #19,906; C. Alan McClure, #31,041; William B. Kempler, #28,228; Robert D. Marshall, #28,527; Gerald E. Laws, 39,268; James F. Hollander, #27,802; Robby Holland, #33,304; Rebecca Mapstone-Lake, #36,208.		
SEND CORRESPONDENCE TO: Robert D. Marshall, Jr. Texas Instruments Incorporated P.O. Box 655474, MS 3999 Dallas, TX 75265		DIRECT TELEPHONE CALLS TO: Robert D. Marshall, Jr. (972) 917-5290
NAME OF INVENTOR: (1) Gary L. Swoboda	NAME OF INVENTOR: (2) N/A	NAME OF INVENTOR: (3) N/A
RESIDENCE & POST OFFICE ADDRESS: 4435 Balboa Drive Sugarland, Texas 77479-2130	RESIDENCE & POST OFFICE ADDRESS:	RESIDENCE & POST OFFICE ADDRESS:
COUNTRY OF CITIZENSHIP: United States	COUNTRY OF CITIZENSHIP:	COUNTRY OF CITIZENSHIP:
SIGNATURE OF INVENTOR: X Gary L Swoboda	SIGNATURE OF INVENTOR:	SIGNATURE OF INVENTOR:
DATE: X 9/25/99	DATE:	DATE: